![PDF) A behavioral Model of ATLAS I ATM Switch, and the Modules providing the input ATM traffic, and testing the output of ATLAS I PDF) A behavioral Model of ATLAS I ATM Switch, and the Modules providing the input ATM traffic, and testing the output of ATLAS I](https://i1.rgstatic.net/publication/2538903_A_behavioral_Model_of_ATLAS_I_ATM_Switch_and_the_Modules_providing_the_input_ATM_traffic_and_testing_the_output_of_ATLAS_I/links/0f317536a5d9840a33000000/largepreview.png)
PDF) A behavioral Model of ATLAS I ATM Switch, and the Modules providing the input ATM traffic, and testing the output of ATLAS I
![Variable Packet Size Buffered Crossbar (CICQ) Switches Manolis Katevenis, Georgios Passas, Dimitrios Simos, Ioannis Papaefstathiou, and Nikos Chrysos FORTH. - ppt download Variable Packet Size Buffered Crossbar (CICQ) Switches Manolis Katevenis, Georgios Passas, Dimitrios Simos, Ioannis Papaefstathiou, and Nikos Chrysos FORTH. - ppt download](https://slideplayer.com/8643104/26/images/slide_1.jpg)
Variable Packet Size Buffered Crossbar (CICQ) Switches Manolis Katevenis, Georgios Passas, Dimitrios Simos, Ioannis Papaefstathiou, and Nikos Chrysos FORTH. - ppt download
Papaefstathiou Angelos - Civil engineering with emphasis on buildings construction - PAPAEFSTATHIOU OFFICE | LinkedIn
![1 Memory-Efficient 5D Packet Classification At 40 Gbps Authors: Ioannis Papaefstathiou, and Vassilis Papaefstathiou Publisher: IEEE INFOCOM 2007 Presenter: - ppt download 1 Memory-Efficient 5D Packet Classification At 40 Gbps Authors: Ioannis Papaefstathiou, and Vassilis Papaefstathiou Publisher: IEEE INFOCOM 2007 Presenter: - ppt download](https://images.slideplayer.com/16/5033367/slides/slide_4.jpg)
1 Memory-Efficient 5D Packet Classification At 40 Gbps Authors: Ioannis Papaefstathiou, and Vassilis Papaefstathiou Publisher: IEEE INFOCOM 2007 Presenter: - ppt download
Ioannis Papaefstathiou - Associate Professor - Aristotle University of Thessaloniki (AUTH) | LinkedIn
![PPT - Iakovos Mavroidis 1 , Luciano Lavagno 2 , Ioannis Mavroidis 1 , Ioannis Papaefstathiou 1 , PowerPoint Presentation - ID:1575166 PPT - Iakovos Mavroidis 1 , Luciano Lavagno 2 , Ioannis Mavroidis 1 , Ioannis Papaefstathiou 1 , PowerPoint Presentation - ID:1575166](https://image1.slideserve.com/1575166/slide1-l.jpg)
PPT - Iakovos Mavroidis 1 , Luciano Lavagno 2 , Ioannis Mavroidis 1 , Ioannis Papaefstathiou 1 , PowerPoint Presentation - ID:1575166
![1 Memory-Efficient 5D Packet Classification At 40 Gbps Authors: Ioannis Papaefstathiou, and Vassilis Papaefstathiou Publisher: IEEE INFOCOM 2007 Presenter: - ppt download 1 Memory-Efficient 5D Packet Classification At 40 Gbps Authors: Ioannis Papaefstathiou, and Vassilis Papaefstathiou Publisher: IEEE INFOCOM 2007 Presenter: - ppt download](https://slideplayer.com/16/5143941/big_thumb.jpg)
1 Memory-Efficient 5D Packet Classification At 40 Gbps Authors: Ioannis Papaefstathiou, and Vassilis Papaefstathiou Publisher: IEEE INFOCOM 2007 Presenter: - ppt download
![PDF) A lightweight anonymity & location privacy service | Harry Manifavas and Konstantinos Fysarakis - Academia.edu PDF) A lightweight anonymity & location privacy service | Harry Manifavas and Konstantinos Fysarakis - Academia.edu](https://0.academia-photos.com/attachment_thumbnails/43895898/mini_magick20190215-13285-1mzmkns.png?1550246655)
PDF) A lightweight anonymity & location privacy service | Harry Manifavas and Konstantinos Fysarakis - Academia.edu
![1 An innovative low-cost Classification Scheme for combined multi-Gigabit IP and Ethernet Networks Department of Computer Science and Information Engineering. - ppt download 1 An innovative low-cost Classification Scheme for combined multi-Gigabit IP and Ethernet Networks Department of Computer Science and Information Engineering. - ppt download](https://slideplayer.com/5141108/16/images/slide_1.jpg)
1 An innovative low-cost Classification Scheme for combined multi-Gigabit IP and Ethernet Networks Department of Computer Science and Information Engineering. - ppt download
![Ioannis PAPAEFSTATHIOU | Associate Professor | Phd | Technical University of Crete, Chaniá | TUC | Department of Electronic and Computer Engineering Ioannis PAPAEFSTATHIOU | Associate Professor | Phd | Technical University of Crete, Chaniá | TUC | Department of Electronic and Computer Engineering](https://www.researchgate.net/publication/355246232/figure/fig1/AS:1079304662323200@1634337692071/a-original-and-b-optimized-computation-flow_Q320.jpg)
Ioannis PAPAEFSTATHIOU | Associate Professor | Phd | Technical University of Crete, Chaniá | TUC | Department of Electronic and Computer Engineering
![A Multi Gigabit FPGA-based 5-tuple classification system Author: Antonis Nikitakis, Ioannis Papaefstathiou; Publisher: Communications, ICC '08. IEEE. - ppt download A Multi Gigabit FPGA-based 5-tuple classification system Author: Antonis Nikitakis, Ioannis Papaefstathiou; Publisher: Communications, ICC '08. IEEE. - ppt download](https://slideplayer.com/12/3424793/big_thumb.jpg)